Exhibit 5

US007148111B2

(12) United States Patent Mo et al.

(10) Patent No.: US 7,148,111 B2 (45) Date of Patent: *Dec. 12, 2006

(54) METHOD OF MANUFACTURING A TRENCH TRANSISTOR HAVING A HEAVY BODY REGION

(75) Inventors: Brian Sze-Ki Mo, Fremont, CA (US);

Duc Chau, San Jose, CA (US); Steven Sapp, Felton, CA (US); Izak Bencuya, Saratoga, CA (US); Dean E. Probst,

West Jordan, UT (US)

(73) Assignee: Fairchild Semiconductor Corporation,

San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 10/927,788

(22) Filed: Aug. 27, 2004

(65) Prior Publication Data

US 2005/0079676 A1 Apr. 14, 2005

Related U.S. Application Data

(60) Continuation of application No. 10/347,254, filed on Jan. 17, 2003, now Pat. No. 6,828,195, which is a continuation of application No. 09/854,102, filed on May 9, 2001, now Pat. No. 6,521,497, which is a division of application No. 08/970,221, filed on Nov. 14, 1997, now Pat. No. 6,429,481.

(51) **Int. Cl.** *H01L 21/336* (2006.01)

(52) **U.S. Cl.** 438/270; 438/272; 438/589

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

4,070,690 A	1/1978	Wickstrom				
4,132,998 A	1/1979	Dingwall				
4,145,703 A	3/1979	Blanchard et al.				
4,326,332 A	4/1982	Kenney				
4,329,705 A	5/1982	Baker				
4,344,081 A	8/1982	Pao et al.				
4,345,265 A	8/1982	Blanchard				
4,398,339 A	8/1983	Blanchard et al.				
	(Con	Continued)				

FOREIGN PATENT DOCUMENTS

CN 1090680 9/1994

(Continued)

OTHER PUBLICATIONS

Blanchard, Richard A., "Optimization of Discrete High Power MOS Transistors," Stanford Electronics Laboratory, Integrated Circuits Laboratory, Technical Report No. IDEZ696-2 (Apr. 1982).


(Continued)

Primary Examiner—Lynne A. Gurley (74) Attorney, Agent, or Firm—Babak S. Sani; Townsend and Townsend and Crew LLP

(57) ABSTRACT

A trenched field effect transistor is provided that includes (a) a semiconductor substrate, (b) a trench extending a predetermined depth into the semiconductor substrate, (c) a pair of doped source junctions, positioned on opposite sides of the trench, (d) a doped heavy body positioned adjacent each source junction on the opposite side of the source junction from the trench, the deepest portion of the heavy body extending less deeply into said semiconductor substrate than the predetermined depth of the trench, and (e) a doped well surrounding the heavy body beneath the heavy body.

36 Claims, 9 Drawing Sheets



US 7,148,111 B2Page 2

U.S. PATENT	DOCUMENTS		5,737		1/2000 4/2000	Tokura et al. Williams et al.	
4,503,449 A 3/1985	David et al.		9,108 1,089		9/2000	Zeng et al.	
	Vora et al.		4,533		3/2001	Williams et al.	
	Schutten et al.		1,721		4/2001	Takahashi 438/270	
.,,	Neilson et al.		8,920			Beasom 438/270	
· · · · · · · · · · · · · · · · · · ·	Blanchard et al. Nakajima et al.		6,260			Hshieh 438/270	
	Blanchard		9,481			Mo et al.	
	Parrillo et al.		1,497 0,406			Mo 438/270 Mo et al.	
	Nishimura et al.		8,195			Mo et al	
.,	Zommer	2002/018			12/2002		
	Davari et al.		11631			NEW TOOLS IN ALL DEPOS	
	Blanchard Blanchard		FOF	KEIGI	N PALE	NT DOCUMENTS	
, ,	Cogan et al.	EP		0238	749	9/1987	
	Blanchard	EP		0550	770	7/1993	
5,016,068 A 5/1991		EP		05830		2/1994	
	Nishimura et al.	EP EP		06989		2/1996 3/1996	
	Tamagawa Bulucea et al	EP		07202		3/1996	
5,124,764 A 6/1992		EP		07202		7/1996	
5,160,491 A 11/1992		EP		07460	030	12/1996	
5,168,331 A 12/1992	Yilmaz	EP		07550		1/1997	
	Bulucea et al.	EP		07959		9/1997	
, ,	Harada	EP GB		08014 22690		10/1997 1/1994	
	Kwan et al. Baba et al.	JP		561319		10/1981	
	Hshieh et al.	JР		570183		1/1982	
5,405,794 A 4/1995		JP		571534	169	9/1982	
5,410,170 A 4/1995	Bulucea et al.	JР		581372		8/1983	
	Bencuya	JP		582100		12/1983	
5,455,190 A 10/1995		JP JP		590809 591930		5/1984 11/1984	
	Tokura et al. Hshieh et al.	JP		600282		2/1985	
	Hshieh et al.	JР		61102		5/1986	
	Nakamura et al.	JР		62012		1/1987	
	Chang et al.	JP		62016:		1/1987	
	Nishihara	JP		62023		1/1987	
/ /	Hshieh et al.	JP JP		62046: 63114:		2/1987 5/1988	
	Herbert et al. Hshieh et al.	JP		63114: 052266		9/1993	
	Floyd et al.	JР		08204		8/1996	
	Yilmaz et al.	JΡ		08250′		9/1996	
5,602,046 A 2/1997	Calafut et al.	JР		083164		11/1996	
	Bencuya	JР		090363		2/1997	
	Yilmaz et al.	JP JP		091026 09270:		4/1997 10/1997	
	Hshieh et al. Hshieh et al.	WO		93/03:		2/1993	
	Blanchard	WO		95/340		12/1995	
	Williams et al.	WO	WO	97/07:	547	2/1997	
5,665,619 A * 9/1997	Kwan et al 438/270	WO	WO	97/168	353	5/1997	
	Williams et al.						
	Darwish et al.			OTH	IER PUI	BLICATIONS	
	Baliga et al. Darwish et al.	Chang, T.S	S. et a	ıl. "Ve	rtical FE	T Randon-Access Memories with	
	Hshich et al.	Deep Trench Isolation," IBM Technical Disclosure Bulletin, pp.					
	Fushima et al.	3683-3687				/ I I	
5,763,915 A 6/1998	Hshieh et al.	Goodenough, Frank et al. "Tech Insights Enables Portable Power					
	Calafut et al.	Control", Electronic Design, Apr. 14, 1997.					
	Takahashi et al.	Grant, D.A. et al., "Power Mosfets: Theory and Applications," A.					
	Tokura et al. Nakamura et al.	Wiley-Interscience Publication COPYRGT. 1989, pp. 5-23. [ISBN 0.471 93967 XI					
	Shida et al.	0-471-82867-X]. Homes, F. E. et al., "V Groove M.O.S. Transistor Technology,"					
	Takahashi					pp. 457-458 (Sep. 20, 1973).	
5,814,858 A 9/1998	Williams					-A New MOS Integrated Circuit	
	Takahashi 257/330					nics, vol. 17, pp. 791-797 (1974).	
5,879,971 A 3/1999		Lidow, A. et al. "Power Mosfet Technology," Lidow et al., (Inter-					
	Darwish et al.	national Electron Devices meeting, Dec. 3-5, 1979, IEAM Technical					
	Hshieh et al. Hshieh et al.	Digest, pp. 79-83. Ligial Vaporth D. Paragr Jacof "Optimization of Napplanar					
	Williams	Lisiak, Kenneth P.; Berger, Josef. "Optimization of Nonplanar Power MOS Transistors," IEE Transactions on Electron Devices,					
	Williams	vol. ED-25, No. 10, pp. 1229-1234 (Oct. 1978).					

Page 3

Ou-Yang, Paul, "Double Ion Implanted V-MOS Technology," IEEE Journal of Solid-State Circuits, vol. SC-12, No. 1, pp. 3-10 (Feb. 1977).

1977). "Optimization of Nonplanar Power MOS Transistors," Lisiak et al., IEEE Transactions of Electron Devices, vol. ED-25, No. 10, Oct. 1975, pp. 1229-1234.


Salama, C. Andre; Oakes, James G., "Nonplanar Power Field-Effect Transistor," IEEE Transactions on Electron Devices, vol. ED-25, No. 10, pp. 1222-1228 (Oct. 1978).

Sun, S. C., "Physics and Technology of Power MOSFETs," Stanford Electronics Laboratory, Integrated Circuits Laboratory, Technical Report No. IDEZ696-1 (Feb. 1982).

Sze, S. M., "P-N-Junction Diode" Physics of Semiconductor Devices Second Edition Bell Laboratories, pp. 63-108 (1981).


* cited by examiner


U.S. Patent Dec. 12, 2006 Sheet 1 of 9 US 7,148,111 B2



U.S. Patent Dec. 12, 2006

Sheet 2 of 9





U.S. Patent Dec. 12, 2006 Sheet 3 of 9 US 7,148,111 B2






FIG. 2.

U.S. Patent Dec. 12, 2006 Sheet 4 of 9 US 7,148,111 B2



Dec. 12, 2006

Sheet 5 of 9



Dec. 12, 2006

Sheet 6 of 9

US 7,148,111 B2




FIG. 4E.

Dec. 12, 2006

Sheet 7 of 9




FIG. 4F.




FIG. 4G.





FIG. 4H.

U.S. Patent

Dec. 12, 2006

Sheet 8 of 9

US 7,148,111 B2



Dec. 12, 2006

Sheet 9 of 9





FIG. 5.






FIG. 5B.

Document 155-6

1

METHOD OF MANUFACTURING A TRENCH TRANSISTOR HAVING A HEAVY BODY REGION

This application is a continuation of and claims the benefit 5 of U.S. application Ser. No. 10/347,254, filed Jan. 17, 2003, now U.S. Pat. No. 6,828,195, which is a continuation of U.S. application Ser. No. 09/854,102 filed May 9, 2001, now U.S. Pat. No. 6,521,497, which is a divisional of U.S. application Ser. No. 08/970,221 filed Nov. 14, 1997, now U.S. Pat. No. 10 6,429,481.

BACKGROUND OF THE INVENTION

The present invention relates to field effect transistors, in 15 particular trench DMOS transistors, and methods of their manufacture.

Power field effect transistors, e.g., MOSFETs (metal oxide semiconductor field effect transistors), are well known in the semiconductor industry. One type of MOSFET is a 20 DMOS (double diffused metal oxide semiconductor) transistor. DMOS transistors typically include a substrate on which an epitaxial layer is grown, a doped source junction, a doped heavy body, a doped well of the same (p or n) doping as the heavy body, and a gate electrode. In trenched 25 DMOS transistors the gate electrode is a vertical trench. The heavy body is typically diffused deeper than the bottom of the trench, to minimize electric field at the bottom corners of the trench and thereby prevent avalanche breakdown from damaging the device. The trench is filled with conductive 30 polysilicon, and the polysilicon is generally overetched, to assure that it is completely removed from the surface surrounding the trench. This overetching generally leaves a recess between the top of the polysilicon and the surface of the semiconductor substrate (i.e., the surface of the epitaxial 35 layer). The depth of this recess must be carefully controlled so that it is shallower than the depth of the source junctions. If the recess is deeper than the source junctions the source may miss the gate, resulting in high on-state resistance, high threshold, and potentially a non-functional transistor.

The source and drain junctions can be doped with either p-type or n-type dopants; in either case, the body will be doped with the opposite dopant, e.g., for n-type source and drain the body will be p-type. DMOS transistors in which the source and drain are doped with p-type carriers are 45 referred to as "p-channel". In p-channel DMOS transistors a negative voltage applied to the transistor gate causes current flow from the source region, through a channel region of the body, an accumulation region of the epitaxial layer, and the substrate, to the drain region. Conversely, DMOS transis- 50 tors, in which the source and drain are doped with n-type carriers, are referred to as "n-channel". In n-channel DMOS transistors a positive voltage applied to the transistor gate causes current to flow from drain to source.

It is desirable that DMOS transistors have low source to 55 drain resistance (Rds_{on}) when turned on and low parasitic capacitance. The transistor structure should also avoid "punchthrough". Punchthrough occurs when, upon application of a high drain to source voltage, depletion into the body region extends to the source region, forming an undesirable 60 conductive path through the body region when the transistor should be off. Finally, the transistor should have good "ruggedness", i.e., a high activation current is needed to turn on the parasitic transistor that inherently exists in DMOS

Generally a large number of MOSFET cells are connected in parallel forming a single transistor. The cells may be

2

arranged in a "closed cell" configuration, in which the trenches are laid out in a grid pattern and the cells are enclosed on all sides by trench walls. Alternatively, the cells may be arranged in an "open cell" configuration, in which the trenches are laid out in a "stripe" pattern and the cells are only enclosed on two sides by trench walls. Electric field termination techniques are used to terminate junctions (doped regions) at the periphery (edges) of the silicon die on which the transistors are formed. This tends to cause the breakdown voltage to be higher than it would otherwise be if controlled only by the features of the active transistor cells in the central portions of the die.

SUMMARY OF THE INVENTION

The present invention provides field effect transistors that have an open cell layout that provides good uniformity and high cell density and that is readily scalable. Preferred trenched DMOS transistors exhibit low Rds_{on}, low parasitic capacitance, excellent reliability, resistance to avalanche breakdown degradation, and ruggedness. Preferred devices also include a field termination that enhances resistance to avalanche breakdown. The invention also features a method of making trench DMOS transistors.

In one aspect, the invention features a trenched field effect transistor that includes (a) a semiconductor substrate, (b) a trench extending a predetermined depth into the semiconductor substrate, (c) a pair of doped source junctions, positioned on opposite sides of the trench, (d) a doped heavy body positioned adjacent each source junction on the opposite side of the source junction from the trench. the deepest portion of the heavy body extending less deeply into said semiconductor substrate than the predetermined depth of the trench, and (e) a doped well surrounding the heavy body beneath the heavy body.

Preferred embodiments include one or more of the following features. The doped well has a substantially flat bottom. The depth of the heavy body region relative to the depths of the well and the trench is selected so that the peak electric field, when voltage is applied to the transistor, will be spaced from the trench. The doped well has a depth less than the predetermined depth of the trench. The trench has rounded top and bottom corners. There is an abrupt junction at the interface between the heavy body and the well, to cause the peak electric field, when voltage is applied to the transistor, to occur in the area of the interface.

In another aspect, the invention features an array of transistor cells. The array includes (a) a semiconductor substrate, (b) a plurality of gate-forming trenches arranged substantially parallel to each other and extending in a first direction, the space between adjacent trenches defining a contact area, each trench extending a predetermined depth into said substrate, the predetermined depth being substantially the same for all of said gate-forming trenches; (c) surrounding each trench, a pair of doped source junctions, positioned on opposite sides of the trench and extending along the length of the trench, (d) positioned between each pair of gate-forming trenches, a doped heavy body positioned adjacent each source junction, the deepest portion of each said heavy body extending less deeply into said semiconductor substrate than said predetermined depth of said trenches, (e) a doped well surrounding each heavy body beneath the heavy body; and (f) p+ and n+ contacts disposed at the surface of the semiconductor substrate and arranged in alternation along the length of the contact area.

Preferred embodiments include one or more of the following features. The first and second dopants both comprise

3

boron. The first energy is from about 150 to 200 keV. The first dosage is from about 1E15 to 5E15 cm⁻². The second energy is from about 20 to 40 keV. The second dosage is from about 1E14 to 1E15 cm⁻².

In yet another aspect, the invention features a semiconductor die that includes (a) a plurality of DMOS transistor cells arranged in an array on a semiconductor substrate, each DMOS transistor cell including a gate-forming trench, each of said gate-forming trenches having a predetermined depth, the depth of all of the gate-forming trenches being substantially the same; and (b) surrounding the periphery of the array, a field termination structure that extends into the semiconductor substrate to a depth that is deeper than said predetermined depth of said gate-forming trenches.

Preferred embodiments include one or more of the following features. The field termination structure includes a doped well. The field termination structure includes a termination trench. The field termination structure includes a plurality of concentrically arranged termination trenches. Each of the DMOS transistor cells further comprises a doped 20 heavy body and the doped heavy body extends into the semiconductor substrate to a depth than is less than the predetermined depth of the gate-forming trenches.

The invention also features a method of making a heavy body structure for a trenched DMOS transistor including (a) 25 providing a semiconductor substrate; (b) implanting into a region of the substrate a first dopant at a first energy and dosage; and (c) subsequently implanting into said region a second dopant at a second energy and dosage, said second energy and dosage being relatively less than said first energy 30 and dosage.

Preferred embodiments include one or more of the following features. The first and second dopants both comprise boron. The first energy is from about 150 to 200 keV. The first dosage is from about 1E15 to 5E15. The second energy 35 is from about 20 to 40 keV. The second dosage is from about 1E14 to 1E15.

Additionally, the invention features a method of making a source for a trenched DMOS transistor including (a) providing a semiconductor substrate; (b) implanting into a 40 region of the substrate a first dopant at a first energy and dosage; and (c) subsequently implanting into the region a second dopant at a second energy and dosage, the second energy and dosage being relatively less than the first energy and dosage.

Preferred embodiments include one or more of the following features. The first dopant comprises arsenic and the second dopant comprises phosphorus. The first energy is from about 80 to 120 keV. The first dosage is from about 5E15 to 1E16 cm⁻². The second energy is from about 40 to 50 keV. The second dosage is from about 1E15 to 5E15 cm⁻². The resulting depth of the source is from about 0.4 to 0.8 m the finished DMOS transistor.

In another aspect, the invention features a method of manufacturing a trenched field effect transistor. The method 55 includes (a) forming a field termination junction around the perimeter of a semiconductor substrate, (b) forming an epitaxial layer on the semiconductor substrate, (c) patterning and etching a plurality of trenches into the epitaxial layer; (d) depositing polysilicon to fill the trenches, (e) doping the 60 polysilicon with a dopant of a first type, (f) patterning the substrate and implanting a dopant of a second, opposite type to form a plurality of wells interposed between adjacent trenches, (g) patterning the substrate and implanting a dopant of the second type to form a plurality of second 65 dopant type contact areas and a plurality of heavy bodies positioned above the wells, each heavy body having an

4

abrupt junction with the corresponding well, (h) patterning the substrate and implanting a dopant of the first type to provide source regions and first dopant type contact areas; and (i) applying a dielectric to the surface of the semiconductor substrate and patterning the dielectric to expose electrical contact areas.

Other features and advantages of the invention will be apparent from the following detailed description, and from the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a highly enlarged, schematic perspective crosssectional view showing a portion of a cell array including a plurality of DMOS transistors according to one aspect of the invention. The source metal layer and a portion of the dielectric layer have been omitted to show the underlying layers. FIGS. 1a and 1b are side cross-sectional views of a single line of transistors from the array of FIG. 1, taken along lines A—A and B—B, respectively. In FIGS. 1a and 1b the source metal and dielectric layers are shown.

FIG. 2 is a highly enlarged schematic side cross-sectional view of a semiconductor die showing a portion of the cell array and the field termination.

FIG. 3 is a flow diagram showing the photo mask sequence of a preferred process for forming a trench DMOS transistor of FIG. 1.

FIGS. 4–4K are schematic side cross-sectional views showing the individual steps of the process diagrammed in FIG. 3. The figure numbers for the detailed views in FIGS. 4–4K are shown parenthetically under the corresponding diagram boxes in FIG. 3.

FIGS. 5, 5A, and 5B are spreading resistance profile graphs, reflecting the dopant concentration distribution at different regions of the transistor.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

A cell array 10, including a plurality of rows 12 of trenched DMOS transistors, is shown in FIG. 1. Cell array 10 has an open cell configuration, i.e., trenches 14 run in only one direction, rather than forming a grid. Individual cells are formed by alternating n+ source contacts 16 and p+ contacts 18 in rows 20 that run parallel to and between trenches 14. The configuration of the regions of each row that have an n+ source contact are shown in cross-section in FIG. 1A, while the regions that have a p+ contact are shown in FIG. 1B.

As shown in FIGS. 1A and 1B, each trenched DMOS transistor includes a doped n+ substrate (drain) layer 22, a more lightly doped n- epitaxial layer 24, and a gate electrode 28. Gate electrode 28 comprises a conductive polysilicon that fills a trench 14. A gate oxide 26 coats the walls of the trench and underlies the polysilicon. The top surface of the polysilicon is recessed from the surface 30 of the semiconductor substrate by a distance R (typically from about 0 to 0.4 m). N+ doped source regions 32a, 32b are positioned one on each side of the trench 14. A dielectric layer 35 covers the trench opening and the two source regions 32a, 32b. Extending between the source regions of adjacent cells is a p+ heavy body region 34 and, beneath it, a flat-bottomed p- well 36. In the areas of the cell array which have a n+ contact 16, a shallow n+ doped contact region extends between the n+ source regions. A source metal layer 38 covers the surface of the cell array.

5

The transistor shown in FIGS. 1A and 1B includes several features that enhance the ruggedness of the transistor and its resistance to avalanche breakdown degradation.

First, the depth of the p+ heavy body region 34 relative to the depths of the trench 14 and the flat bottom of the p-well is selected so that the peak electric field when voltage is applied to the transistor will be approximately halfway between adjacent trenches. The preferred relative depths of the p+ heavy body, the p- well and the trench are different for different device layouts. However, preferred relative 10 depths can be readily determined empirically (by observing the location of peak electric field) or by finite element analysis.

Second, the bottom corners of the trench 14 are rounded (preferably, the top corners are also rounded; this feature is 15 not shown). Comer rounding can be achieved using the process described in U.S. application Ser. No. 08/959,197, filed on Oct. 28, 1997, now U.S. Pat. No. 6,103,635. The rounded corners of the trench also tend to cause the peak electric field to be moved away from the trench corners and 20 towards a central location between adjacent trenches.

Third, an abrupt junction at the interface between the p+ heavy body and the p-well causes the peak electric field to occur in that area of the interface. Avalanche multiplication initiates at the location of the peak electric field, thus 25 steering hot carriers away from the sensitive gate oxide and channel regions. As a result, this structure improves reliability and avalanche ruggedness without sacrificing cell density as much as a deeper heavy body junction. This abrupt junction can be achieved by the double doping 30 process that will be described below, or by other processes for forming abrupt junctions, many of which are known in the semiconductor field.

Lastly, referring to FIG. 2, the cell array is surrounded by a field termination junction 40 which increases the break- 35 down voltage of the device and thaws avalanche current away from the cell array to the periphery of the die. Field termination junction 40 is a deep p+ well, preferably from about 1 to 3 m deep at its deepest point, that is deeper than the p+ heavy body regions 34 in order to reduce the electric 40 field caused by the junction curvature. A preferred process for making the above-described transistors is shown as a flow diagram in FIG. 3, and the individual steps are shown schematically in FIGS. 4-4K. It is noted that some steps that are conventional or do not require illustration are described 45 below but not shown in FIGS. 4-4K. As indicated by the arrows in FIG. 3, and as will be discussed below, the order of the steps shown in FIGS. 4–4K can be varied. Moreover, some of the steps shown in FIGS. 4-4K are optional, as will be discussed.

A semiconductor substrate is initially provided. Preferably, the substrate is a N++ Si substrate, having a standard thickness, e.g., 500 µm, and a very low resistivity, e.g., 0.001 to 0.005 Ohm-cm. An epitaxial layer is deposited onto this substrate, as is well known, preferably to a thickness of from 55 about 4 to 10 μm. Preferably the resistivity of the epitaxial layer is from about 0.1 to 3.0 Ohm-cm.

Next, the field termination junction 40 is formed by the steps shown in FIGS. 4-4C. In FIG. 4, an oxide layer is formed on the surface of the epitaxial layer. Preferably, the 60 implanting the dopant, e.g., a boron implant at an energy of thickness of the oxide is from about 5 to 10 kÅ. Next, as shown in FIG. 4A, the oxide layer is patterned and etched to define a mask, and the p+ dopant is introduced to form the deep p+ well field termination. A suitable dopant is boron, implanted at an energy of from about 40 to 100 keV and a 65 performed either before formation of the n+ source junction, dose of 1E14 (1×10^{14}) to 1E16 cm⁻². As shown in FIG. 4B, the p+ dopant is then driven further into the substrate, e.g.,

6

by diffusion, and a field oxide layer is formed over the p+ junction. Preferably the oxide thickness is from about 4 to 10 kÅ. Finally, the oxide (FIG. 4) over the active area of the substrate (the area where the cell array will be formed) is patterned and removed by any suitable etching process, leaving only the field oxide in suitable areas. This leaves the substrate ready for the following steps that will form the cell

It is noted that, as an alternative to steps 4–4C, a suitable field termination structure can be formed using a ringshaped trench which surrounds the periphery of the cell array and acts to lessen the electric field and increase the resistance to avalanche breakdown degradation. This trench field termination does not require a field oxide or deep p+ body junction to be effective. Consequently, it can be used to reduce the number of process steps. Using a trench ring (or multiple concentric trench rings) to form a field termination is described in, e.g., U.S. Pat. No. 5,430,324, the full disclosure of which is hereby incorporated herein by reference. Preferably, the trench would have substantially the same depth as the trenches in the cell array.

The cell array is formed by the steps shown in FIGS. 4D-4K. First, a plurality of trenches are patterned and etched into the epitaxial layer of the substrate (FIG. 4D). Preferably, as noted above, the trenches are formed using the process described in U.S. application Ser. No. 08/959,197, filed on Oct. 28, 1997, now U.S. Pat. No. 6,103,635, so that the upper and lower corners of each trench will be smoothly rounded. As shown in FIG. 1 and described above, the trenches are patterned to run in only one direction, defined as an open cell structure. After trench formation, a gate oxide layer is formed on the trench walls, as is well known in the semiconductor field. Preferably the gate oxide has a thickness of from about 100 to 800 Å.

Next, as shown in FIG. 4E, polysilicon is deposited to fill the trench and cover the surface of the substrate, generally to a thickness of from about 1 to 2 m depending on the trench width (shown by the dotted lines in FIG. 4E). This layer is then planarized by the nature of its thickness relative to the trench width, typically from about 2 to 5 k Å (indicated by solid lines in FIG. 4E). The polysilicon is then doped to n-type, e.g., by conventional POCL, doping or by phosphorus implant. The backside of the wafer need not be stripped (as is conventionally done prior to doping the polysilicon to enhance defect gettering) because any further doping of the highly doped substrate would be unlikely to result in any enhancement in defect gettering.

The polysilicon is then patterned with a photoresist mask and etched to remove it from the trench areas, as shown in 50 FIG. 4F. A small recess between the top of the polysilicon in the trench and the substrate surface inherently results when the polysilicon is etched completely to remove all of the polysilicon from the substrate surface. The depth of this recess must be controlled so that it does not exceed the depth of the n+ source junction that will be formed in a later step. To reduce the need to carefully control this aspect of the process, a relatively deep n+ source junction is formed, as will be discussed below.

Then, as shown in FIG. 4G, the p-well is formed by 30 to 100 keV and a dosage of 1E13 to 1E15, and driving it in to a depth of from about 1 to 3 m using conventional drive in techniques.

The next two steps (p+ heavy body formation) can be or afterwards, as indicated by the arrows in FIG. 3. P+ heavy body formation and n+ source junction formation can be

7

performed in either order because they are both resist-masked steps and because there is no diffusion step in between. This advantageously allows significant process flexibility. The p+ heavy body formation steps will be described below as being performed prior to source formation; it will be understood that n+ source formation could be performed first simply by changing the order of the steps discussed below.

First, a mask is formed over the areas that will not be doped to p+, as shown in FIG. 4H. (It is noted that this 10 masking step is not required if the p+ heavy body is formed later, after the dielectric layer has been applied and patterned for contact holes. (see FIG. 4K, below) so that the dielectric itself provides a mask.) As discussed above, it is preferred that the junction at the interface between the p- well and the 15 p+ heavy body be abrupt. To accomplish this, a double implant of dopant (e.g., boron) is performed. For example, a preferred double implant is a first boron implant at an energy of 150 to 200 keV and a dose of 1E15 to 5E15 cm⁻² and a second boron implant at an energy of 20 to 40 keV and a dose of 1E14 to 1E15 cm⁻². The high energy first implant ²⁰ brings the p+ heavy body as deep as possible into the substrate, so that it will not compensate the n+ source junction to be introduced later. The second, lower energy/ lower dose implant extends the p+ heavy body from the deep region formed during the first implant up to the substrate 25 surface to provide the p+ contact 18. The resulting p+ heavy body junction is preferably about 0.4 to 1 m deep at this stage of the process (final junction depth after drive-in is preferably about 0.5 to 1.5 m deep), and includes a region of high dopant concentration near the interface with the p-well, 30 and a region of relatively low dopant concentration at the contact surface of the p+ heavy body. A preferred concentration distribution is shown in FIG. 5.

It will be appreciated by those skilled in the art that the abrupt junction can be formed in many other ways, e.g., by diffused dopants, by using a continuous dopant source at the surface or by using atoms that diffuse slowly.

After the formation of the p+ heavy body, a conventional resist strip process is performed to remove the mask, and a new mask is patterned to prepare the substrate for the formation of the n+ source junction. This mask is a n+ blocking mask and is patterned to cover the areas of the substrate surface which are to provide p+ contacts 18 (FIGS. 1 and 1B), as shown in FIG. 4I. This results in the formation of alternating p+ and n+ contacts after n-type doping (see lines A—A and B—B and cross-sectional views A—A and 45 B B in FIG. 4I, which correspond to FIGS. 1A and 1B).

The n+ source regions and n+ contact are then formed using a double implant. For example, a preferred double implant process -is a first implant of arsenic at an energy of 80 to 120 keV and a dose of 5E15 to 1E16 cm⁻² followed by 50 a second implant of phosphorus at an energy of 40 to 70 keV and a dose of 1E15 to $5E15~\rm cm^{-2}$. The phosphorus implant forms a relatively deep n+ source junction, which allows more process flexibility in the depth of the polysilicon recess, as discussed above. Phosphorus ions will penetrate 55 deeper into the substrate during implant and also during later diffusion steps. Advantageously, the n+ source regions will have a depth of about 0.4 to 0.8 m after diffusion. The arsenic implant extends the n+ source to the substrate surface, and also forms the n contacts 16 (see FIGS. 1 and 1A) by compensating (converting) the p-type surface of the 60 p+ heavy body to n-type in the desired contact area. The preferred sheet resistance profiles for the n+ source along the edge of the trench, and the n+ contact are shown in FIGS. 5A and 5B respectively.

Thus, the alternating p+ and n+ contacts 18, 16, shown in 65 FIG. 1 are formed by patterning the substrate with appropriate masks and doping with the first p+ implant and the

8

second n+ implant, respectively, as described above. This manner of forming the alternating contacts advantageously allows an open cell array having a smaller cell pitch than is typical for such arrays and thus a higher cell density and lower Rds_{ov}.

Next, a conventional n+ drive is performed to activate the dopants. A short cycle is used, preferably 10 min at 900° C., so that activation occurs without excessive diffusion.

A dielectric material, e.g., borophosphate silicate glass (BPSG), is then deposited over the entire substrate surface and flowed in a conventional manner (FIG. 4J), after which the dielectric is patterned and etched (FIG. 4K) to define electrical contact openings over the n+ and p+ contacts 16, 18

As noted above, the p+ heavy body implant steps can be performed at this point, if desired (rather than prior to n+ source formation), eliminating the need for a mask and thus reducing cost and process time.

Next, the dielectric is reflowed in an inert gas, e.g., a nitrogen purge. If the p+ body has been implanted immediately prior, this step is required to activate the p+ dopant. If the p+ body was implanted earlier, prior to the n+ drive, this step can be omitted if the dielectric surface is sufficiently smooth-edged around the contact openings.

The cell array is then completed by conventional metalization, passivation deposition and alloy steps, as is well known in the semiconductor field.

Other embodiments are within the claims. For example, while the description above is of an n-channel transistor, the processes of the invention could also be used to form a p-channel transistor. To accomplish this, "p" and "n" would simply be reversed in the above description, i.e., where "p" doping is specified above the region would be "if" doped instead, and vice versa.

The invention claimed is:

- 1. A method of manufacturing a trench transistor comprising:
 - providing a semiconductor substrate having dopants of a first conductivity type;
- forming a plurality of trenches extending from a first surface of the substrate to a first depth into the semiconductor substrate;
- lining each of the plurality of trenches with a gate dielectric material;
- substantially filling each dielectric-lined trench with conductive material;
- forming a doped well in the substrate to a second depth that is less than said first depth of the plurality of trenches, the doped well having dopants of a second conductivity type opposite to said first conductivity type;
- forming a source region inside the doped well and extending to a third depth that is less than the second depth, the source region having dopants of the first conductivity type; and
- forming a heavy body inside the doped well, the heavy body having dopants of the second conductivity type with a peak concentration occurring at a fourth depth below the third depth of the source region and above the second depth of the doped well.
- 2. The method of claim 1 wherein the step of forming a doped well forms the well with a substantially flat bottom.
- 3. The method of claim 1 further comprising forming a deep doped region having dopants of the second conductivity type, the deep doped region extending into the substrate to a fourth depth that is deeper than said first depth of the trench.

0

- 4. The method of claim 3 wherein the step of forming a deep doped region forms a PN junction diode with the substrate that helps improve a breakdown voltage of the transistor.
- **5.** The method of claim **3** wherein the deep doped region forms a termination structure around the periphery of the substrate.
- **6**. The method of claim **1** wherein the step of substantially filling each dielectric-lined trench leaves a recess at an upper portion of each trench.
- 7. The method of claim 6 further comprising filling the recess at the upper portion of each trench with dielectric material.
- 8. The method of claim 1 wherein the step of forming the heavy body comprises a double implant process.
- **9.** The method of claim **8** wherein the double implant process comprises:
 - a first implant of dopants of the first conductivity type, at a first energy level and a first dosage to form a first doped portion of the heavy body; and
 - a second implant of dopants of the first conductivity type, at a second energy level and a second dosage to form a second doped portion of the heavy body.
- 10. The method of claim 9 wherein the first implant occurs at approximately the fourth depth.
- 11. The method of claim 9 wherein the first energy level ²⁵ is higher than the second energy level.
- 12. The method of claim 11 wherein the first dosage is higher than the second dosage.
- 13. The method of claim 1 wherein the step of forming the heavy body comprises a process of diffusing dopants of the 30 second conductivity type.
- 14. The method of claim 1 wherein the step of forming the heavy body comprises using a continuous dopant source at the surface of the semiconductor substrate.
- 15. The method of claim 1 wherein the step of forming a plurality of trenches comprises patterning and etching the plurality of trenches that extend in parallel along a longitudinal axis.
- 16. The method of claim 15 further comprising forming a contact area on the surface of the substrate between adjacent trenches.
- 17. The method of claim 16 wherein the step of forming the contact area comprises forming alternating source contact regions and heavy body contact regions.
- 18. The method of claim 16 wherein the step of forming the contact area comprises forming a ladder-shaped source contact region surrounding heavy body contact regions.
- 19. The method of claim 18 wherein the step of forming the ladder-shaped source contact region surrounding heavy body contact regions, comprises:
 - forming a source blocking mask on the surface of the semiconductor substrate patterned to cover the heavy body contact regions; and
 - implanting dopants of the first conductivity type to form the ladder-shaped source contact region.
- 20. The method of claim 18 wherein the step of forming 55 the ladder-shaped source contact region surrounding heavy body contact regions, comprises forming a dielectric layer on the surface of the semiconductor substrate patterned to expose the heavy body contact regions.
- 21. The method of claim 1 wherein the source region is 60 formed prior to the heavy body.
- 22. The method of claim 1 wherein the step of providing a semiconductor substrate comprises:
 - forming a drain contact region at a second surface opposite to the first surface of the substrate; and
 - forming a substantially uniformly doped epitaxial layer atop said drain contact region.

10

- 23. A method of manufacturing a trench transistor comprising:
 - providing a semiconductor substrate having dopants of a first conductivity type;
- forming a plurality of trenches extending from a first surface of the substrate to a first depth into the semiconductor substrate;
- lining each of the plurality of trenches with a gate dielectric material;
- substantially filling each dielectric-lined trench with conductive material;
- forming a doped well in the substrate to a second depth that is less than said first depth of the plurality of trenches, the doped well having dopants of a second conductivity type opposite to said first conductivity type;
- forming a source region inside the doped well to a third depth, the source region having dopants of the first conductivity type; and
- forming a heavy body inside the doped well to a fourth depth between the third depth of the source region and the second depth of the doped well, the heavy body having dopants of the second conductivity type with a dopant concentration that is higher near the interface with the doped well than near the first surface.
- 24. The method of claim 23 further comprising forming a deep doped region having dopants of the second conductivity type, the deep doped region extending into the substrate to a fifth depth that is deeper than said first depth of the trench.
- 25. The method of claim 24 wherein the step of forming a deep doped region forms a PN junction diode with the substrate that helps improve a breakdown voltage of the transistor.
- e surface of the semiconductor substrate.

 26. The method of claim 24 wherein the deep doped region forms a termination structure around the periphery of the substrate.
 - 27. The method of claim 23 wherein the source region is formed prior to the heavy body.
 - **28**. The method of claim **23** wherein the step of providing a semiconductor substrate comprises:
 - forming a drain contact region at a second surface opposite to the first surface of the substrate; and
 - forming a substantially uniformly doped epitaxial layer atop said drain contact region.
 - 29. A method of manufacturing a trench transistor comprising:
 - providing a semiconductor substrate having dopants of a first conductivity type, the semiconductor substrate including a first highly doped drain layer and a second more lightly and substantially uniformly doped epitaxial layer atop and adjacent the first layer;
 - forming a plurality of trenches extending to a first depth into the epitaxial layer, the plurality of trenches creating a respective plurality of epitaxial mesas;
 - lining each of the plurality of trenches with a gate dielectric material;
 - substantially filling each dielectric-lined trench with conductive material;
 - forming a plurality of doped wells in the plurality of epitaxial mesas, respectively to a second depth that is less than said first depth of the plurality of trenches, the plurality of doped wells having dopants of a second conductivity type opposite to said first conductivity type;
 - forming a plurality of source regions adjacent the plurality of trenches and inside the plurality of doped wells, the source regions having a third depth and dopants of the first conductivity type;

11

- forming a plurality of heavy body regions each inside a respective one of the plurality of doped wells, each heavy body region having a fourth depth between the third depth of the source region and the second depth of the doped well, and having dopants of the second 5 conductivity type; and
- adjusting a dopant profile of the plurality of heavy body regions so that peak electric field is moved away from a nearby trench toward the heavy body resulting in avalanche current that is substantially uniformly dis-
- 30. The method of claim 29 wherein the step of forming the plurality of heavy body regions comprises a double implant process.
- 31. The method of claim 30 wherein the double implant process comprises:
 - a first implant of dopants of the first conductivity type, at a first energy level and a first dosage to form a first doped portion of the heavy body; and

12

- a second implant of dopants of the first conductivity type, at a second energy level and a second dosage to form a second doped portion of the heavy body.
- 32. The method of claim 31 wherein the first implant occurs at approximately the fourth depth.
- 33. The method of claim 31 wherein the first energy level is higher than the second energy level.
- 34. The method of claim 33 wherein the first dosage is higher than the second dosage.
- 35. The method of claim 29 wherein the step of forming the plurality of heavy body regions comprises a process of diffusing dopants of the second conductivity type.
- 36. The method of claim 29 wherein the step of forming the plurality of heavy body regions comprises using a continuous dopant source at the surface of the semiconductor substrate.

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. : 7,148,111 B2 Page 1 of 1

APPLICATION NO. : 10/927788

DATED : December 12, 2006 INVENTOR(S) : Brian Sze-Ki Mo et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Title Page

In the Assignee information (73):

"San Jose, CA" should be -- South Portland, ME--.

Signed and Sealed this

Sixth Day of March, 2007

JON W. DUDAS

Director of the United States Patent and Trademark Office